Resistive switching devices-memristors-present a tunable, incremental switching behavior. Tuning their state accurately, repeatedly and in a wide range, makes memristors well-suited for multi-level (ML) resistive memory cells and analog computing applications. In this brief, the tuning approach based on a memristor-resistor voltage divider (VD) is validated experimentally using commercial memristors from Knowm Inc. and a custom circuit. Rapid and controllable multi-state SET tuning is shown with an appreciable range of different resistance values obtained as a function of the amplitude of the applied voltage pulse. The efficiency of the VD is finally compared against an adaptive pulse-based tuning protocol, in terms of circuit overhead, tuning precision, tuning time, and energy consumption, qualifying as a simple hardware solution for fast, reliable, and energy-efficient ML resistance tuning.
Some memristors that have been reported switch rapidly and in a binary fashion between a low and a high resistance, while others can have their resistance controlled in an analog manner [3] . Such unique incremental state tuning ability, combined with other prominent performance and technological features such as small integration area and post-CMOS processing compatibility, have given rise to several potential applications of memristors [4] , [5] . Nevertheless, the switching variability -both from device to device but mainly for the same device upon cycling-is still an ongoing research topic. The final achieved resistance is generally a function of the applied pulse polarity, amplitude, and duration. However, owing to variability and the stochastic nature of internal resistive switching phenomena [6] , it is difficult to drive the device accurately and repeatedly to a specific desired state just by applying a single well-calculated pulse. Thus, several strategies/circuits and different adaptive pulsing protocols/algorithms have been proposed in the literature to improve the controllability of multi-level (ML) resistive states [7] [8] [9] [10] [11] and enable single-cell ML resistive storage systems.
The main drawbacks of most such tuning approaches are associated to the long time required until the desired state can be reached and/or the necessary hardware (HW) for external processing of the pulsing properties, comparators for real-time state-monitoring, etc. Another way the memristors can be programmed is through the use of a series access transistor that allows variable state programming through compliance current limiting [12] .
However, a novel concept published in [13] proposed exploiting the incremental threshold-type switching behavior of memristors (i.e., the fact that change-rate is significant only above a voltage threshold) in a memristor-resistor voltage divider (VD) configuration [see Fig. 1 (a)] for rapid and accurate multi-state tuning. This was not the first time that the VD concept was visited in the literature. Jo et al. [14] observed ML switching in nanoscale a-Si devices by applying the exact same pulse but with a different series resistor. Kim et al. [15] demonstrated a self-limited switching property achieved via a series resistor (and an additional threshold switch) integrated in the same memory cell. In both [14] and [15] , the devices were overdriven by large voltages to have sufficient voltage (higher than a threshold) to trigger the switching but minimize any excess voltage that could harm the device. Indeed, the series resistor is an excellent "excess voltage absorber" as it prevents from overstressing and thus improves device endurance [16] . Some more recent works also studied the VD impact in bidirectional tuning circuits with a FET transistor as resistive element [17] . So, convinced about its utility and ease of use, in the work reported in this brief we build upon the theoretical analysis presented in [13] and demonstrate an experimental verification of the VD approach for accurate SET resistance tuning of memristors. The sensitivity of the VD approach to the V SET threshold variability was investigated and an appreciable range of different average resistance values was observed, as a function of the applied V in voltage, in agreement with the simulation-based analysis in [13] . The efficiency of the VD tuning approach was finally compared with an adaptive pulsebased accurate tuning protocol [11] in terms of: (i) circuit complexity/overhead, (ii) tuning precision, (iii) tuning time, and (iv) energy consumption. The experimental results confirm the potential of the VD approach to be used for fast and reliable ML SET tuning, using simple and cheap HW.
II. MEMRISTOR-RESISTOR VOLTAGE DIVIDER: TOPOLOGY DESCRIPTION & TARGET DEVICE CHARACTERISTICS
All measurements were carried out in a fully automated manner using the digital oscilloscope and function generator of the Digilent Analog Discovery 2 (AD2) instrumentation tool [18] and circuits prototyped on PCBs that connect directly to AD2. The RS devices used were BS-AF-W discrete self-directed-channel bipolar memristors with tungsten (W) dopant [19] , developed and commercialized in 16-pin ceramic DIP packages by Knowm Inc. [20] . Such devices operate primarily through the electric field-induced generation of metal ions that move through a multilayer chalcogenide material stack. Once the ions reach to the lower potential electrode, they are reduced to their metallic form and eventually form a conductive pathway that spans the active material layer.
A. Voltage Divider Basics
We shortly provide the basics about the memristorresistor voltage divider (VD) tuning concept [15] . The circuit schematic is shown in Fig. 1(a) . The circuit consists of a resistor R S in series with a memristor, whose resistance Fig. 1(c) ], a 0.5ms-wide read pulse was applied. Pulse separation was 0.5ms. The experiment was repeated 5 times and dots correspond to mean values, whereas vertical lines denote the entire R m value range for every pulse amplitude. The red dashed line is a guide to the eye for the V SET threshold. For this experiment R s was removed and compliance current I CC = 600uA was applied.
to the VD. V m is the instant voltage drop on R m , which will decrease when forward-biased (V m >0), as shown in Fig. 1(a) .
The resistance change-rate of the memristor is much more significant above a SET voltage threshold V SET (see Fig. 2 ), which determines the SET (R OFF → R ON ) transition. R m is initially RESET in a high resistive state (R OFF ) by applying a negative triangular pulse with a fixed negative limit. RESET is a self-reinforced process in this circuit since the higher the R m gets, the larger V m becomes, which could cause stack-at-OFF faults [21] . So a triangular pulse was preferred instead of a rectangular pulse to reduce the time during which the device has a large voltage drop [see Fig. 1(c) ]. For the SET process to work, by selecting R S < R OFF it should be V in V SET so that V m > V SET to trigger the SET switching. As R m decreases, so does V m owing to the redistribution of the applied voltage on the two resistive elements induced by the VD effect, until it becomes V m = V SET , which is when the SET process is selfinterrupted. At this moment, assuming V m = V SET , using the Kirchhoff's Current Law (KCL) we can interpret the applied voltage as a function of the target (final) resistance as follows:
This means that for a target resistance range of interest [R MIN , R MAX ] ⊂ [R ON , R OFF ] and while using a fixed R S , then ∀R m ∈ [R MIN , R MAX ] there is a unique voltage calculated as V in = f (R m ) which will SET the memristor precisely to this R m (assuming ideally a hard threshold V SET and no variability). From (1) it can be figured out that R S affects the shape of f (·). This is better seen in Fig. 1 (b) where we plot (1) for ten different R S values. Higher R S values lift up the curve of f (·) locally changing its shape, but the required V in range also increases. Ideally, the slope of (1) should not be very sharp in the desired R m range. Depending on the resolution of V in , i.e., on how small the applied voltage change v can be, there is a difference in the tuning precision; R m is lower for R m values closer to R ON and higher for R m values near R OFF .
B. Target Memristor Device Considerations
For the VD tuning approach to be valid, the target memristor devices should demonstrate incremental threshold-based switching behavior. Figure 2 confirms that the commercial bipolar devices used in this brief comply with this requirement. Specifically, we show the average final resistance as a result of a sequence of 10-ms wide SET pulses of gradually increasing amplitude, applied separately to a memristor without the series resistor. In-between such pulses, a 0.5mswide read pulse was applied to read the memristor state. We performed 5 iterations of the experiment, each time after initializing the device to a very similar starting state around 6k . By observing the results, we notice a separation (approximately around 500mV) between voltage amplitudes that hardly affect the device state and those that have a more immediate impact. In other words, unless the pulse amplitude exceeds such threshold, there is almost no significant effect on the device state during the 10-ms duration of each pulse. However, resistance switching is highly device/material-dependent with still considerable device-to-device and cycle-to-cycle variability. For instance, variability in switching thresholds is typically measured in real devices and the devices used in this brief do not have a hard V SET threshold.
So, given that VD tuning accuracy is highly dependent on V SET , its variability was tested experimentally. Figure 3 shows results for 50 i-v cycles of the VD configuration. The plot shows the measured current against the applied voltage V in across the series combination of the two devices (blue curve), and also against the voltage on the memristor V m separately. The redistribution of voltage on the two resistive elements during the switching process is evident. It can be figured out that a valid V SET value is around 450-550mV (in accordance with results in Fig. 2 ). However, we also show the range of V m values when a specific current value was reached while cycling (horizontal red lines; see inset of Fig. 3 for clarity) , indicating the variability in V SET and thus in the overall switching behavior. This is important to be considered in the VD tuning approach since it implies variability in the final R m for a specific input V in ; (1) is not modeling device behavior but just gives an approximation of the expected R m from load line-based analysis (see Fig. 4 ). 
III. VOLTAGE DIVIDER IN ACTION

A. Tuning Performance Evaluation
In Fig. 4 we show experimental results of memristance tuning for a target range approximately equal to R m ∈ [1, 4]k , by applying different V in values between 2-5V. For every V in value, a triangular RESET pulse was first applied having the same negative limit with the V in of the last applied SET pulse [see pulse properties in Fig. 1(c) ], to initialize the device above 7k . The initial R OFF range is not present in (1) so it should theoretically not affect the SET tuning result. For each V in value the tuning was repeated 50 times. The dots in Fig. 4 correspond to mean final R m values for every V in after 6ms, whereas the vertical lines denote the entire R m value range for the 50 experiments. We arbitrarily assumed the SET process was complete after 6ms, by observing the R m -t evolution in the inset of Fig. 4 , in which we also appreciate that for higher V in (thus higher induced V m -V SET difference) the switching rate dR m /dt at the beginning of the process is faster.
In Fig. 4 "stars" show the theoretical final R m for every applied V in according to (1) , using V SET = 0.55V. In the blue target range we see very good agreement. Note that we did not include results for V in < 2V because the device was initialized very close to (or below) the theoretical values given by (1) . In the red region (high V in values) we notice the device achieved lower memristance than that estimated by (1) . We attribute this to the fact that a higher V m voltage induces higher dR m /dt at the beginning of the process and drives the R m even lower. For intermediate V in values the SET process was intercepted before reaching the expected values. This difference between expected and real values can be lowered by slightly increasing the SET tuning time (arbitrarily set to 6ms) or by initializing the device to higher resistances, so as to guarantee a higher dR m /dt at the beginning of the process. All in all, the observed differences are also attributed to V SET variability which affects the expected R m for a specific V in . Using instead a precise physics-based device model in SPICE simulations would most likely deliver a much better approximation.
Some of the obtained R m ranges overlap. However, by taking a closer look at Fig. 4 we figure out that: (i) the obtained ranges for every R m are really small, highlighting the very good precision and repeatable results achieved with the VD tuning approach besides the variability in the device switching behavior; (ii) for almost the entire range of V in values, we get a very good "almost linear" relation between R m and V in , which is generally desirable for ML memory and neuromorphic applications. Consequently, even for such a short R m window, a number of easily separable ML states can be found. For a large number of separable ML states, the device can be operated in a wider R m range by selecting V in values that result in non-overlapping R m distributions.
B. Comparison With a Pulse-Based Programming Strategy
We compared experimentally the efficiency of the VD tuning scheme with that of an adaptive pulse-based accurate tuning protocol [11] in terms of the following four metrics: (i) circuit complexity/overhead, (ii) tuning precision, (iii) tuning time, and (iv) energy consumption. Such protocol is based on the assumption that with large amplitude programming pulses we approach a desired R m faster but at cruder precision, whereas smaller pulses of gradually increasing amplitude are preferred for fine tuning. In-between the gradually growing SET/RESET pulses, the device state is checked via a small read pulse. The process continues until we reach the target R m within an acceptable distance which we arbitrarily defined as ±250 . However, if we overshoot the target R m , the fine tuning starts over with pulses of opposite polarity, as explained in Fig. 5(b) for SET and RESET. Applied pulse properties were selected to optimize the tuning performance.
We implemented this protocol using a custom PCB and a transimpedance amplifier [22] , as shown in Fig. 5(a) . Such circuit generates a virtual ground so the memristor sees the (a) (b) Fig. 5. (a) The circuit topology used to implement the adaptive pulse-based tuning protocol. Such transimpedance amplifier [22] used a MIC 7122YMM operational amplifier, compatible with the ±5V voltage supply provided by the Digilent AD2, and a feedback resistor R f = 8.3k to limit the current at I cc = 600uA. (b) Explanation of the programming pulse properties for SET and RESET while tuning the memristor state. Read (green) pulses were 0.5-ms wide and had 0.2V amplitude. Programming SET (blue)/RESET (red) pulses were 1-ms wide and started at 0.2V, gradually increasing their amplitude by |0.03V| after every reading. Pulse separation was arbitrarily set at 0.01ms.
input V in and ground at its terminals; the voltage drop on the memristor is fixed during switching, as required, unlike in the memristor-resistor VD. It allows sensing the current in a noninvasive manner and, at the same time, it limits the current up to a certain configurable value (compliance current) I cc to protect the memristor from damage. The V in and V o nodes are directly connected to the Digilent AD2. For a known resistor R f , the current is computed by measuring the output voltage V o . In both cases, tuning started after initializing the device to a high resistive starting point above 7k . For our comparison, four separable resistance ranges were selected after using first the VD. In Fig. 6 (a) the left part shows the average R m evolution with time for 50 experiments carried out for every V in . The far right part presents the distribution of the achieved R m after 5ms. We calculated the mean, standard deviation, and the average energy consumption for all distributions. The inset presents these results in the following order: applied input voltage, mean final R m , standard deviation, tuning time (which is the same for all cases) and energy consumption. Based on the VD tuning results, the same target R m values were selected for the alternative tuning protocol. The results are shown in Fig. 6(b) . The plots have the same form to facilitate comparison, presenting on the left side the average resistance evolution for 50 tuning experiments carried out for every target R m , and the final R m distribution shown on the far right side. The inset shows the tuning statistics as mentioned previously for Fig. 6(a) . The only difference is that in Fig. 6(b) the first column shows the target R m , which was purposely selected close to the mean final R m achieved with the VD. With a more transparent tone, as a guide to the eye, we show the acceptable precision zones we defined arbitrarily for every target R m . The dots correspond to average R m read in-between the programming pulses. Stars denote the moment when R m entered the target zone in every one of the 50 experiments.
By observing Fig. 6(b) we notice that the longer the distance to cover from the initial state to the desired R m , the earlier the stars appear in the target zone. Thus the goal was achieved earlier due to the higher amplitude of the applied pulses reached through gradual increment. However, the tuning Fig. 6 . Tuning comparison. The plots on the left side show the average memristance evolution with time for 50 experiments carried out for every different target level (different colours), and on the right side the distribution of the final achieved state, using (a) the voltage divider and (b) the pulse-based tuning protocol [11] . For all distributions the mean μ and standard deviation σ were calculated (% of μ is also shown), along with the average energy consumption E. Energy was computed by integrating V in × I in over time and in (b) includes the energy used by the op-amp. In the insets, T is tuning time. time sometimes resulted nearly 8× longer than the maximum time required by the VD to reach the same target with a very similar precision. Comparing both tuning schemes w.r.t. the selected metrics, we observe: (i) the VD is the simplest in terms of HW requirements; (ii) the precision of the pulsebased protocol is similar to that of the VD, although it could be improved by modifying the programming pulse properties. On the contrary, the VD precision is difficult to improve; (iii) the VD tuning time is much shorter compared to that required by the pulse-based protocol; (iv) the average energy consumption is very small in the VD. The largest energy observed using the VD (7.2µJ) is more than 9× smaller than the smallest energy required by the rival approach (69µJ). The latter includes the energy consumed by the op-amp. This underlines the fact that any additional HW module used in a memristor tuning approach, different from the VD, could impact both circuit complexity and the energy consumption.
IV. CONCLUSION
This brief demonstrated experimentally the validity of the memristor-resistor voltage divider (VD) for memristance tuning. The VD outperformed a pulse-based fine tuning protocol in terms of HW simplicity, tuning time and energy consumption, while achieving similar tuning precision. So, it qualifies as a simple solution for fast, reliable, and energyefficient ML tuning for ML resistive storage systems.
